



**IN THE UNITED STATES OF AMERICA
PATENT AND TRADEMARK OFFICE**

APPLICANT: PEIYI ZHAO TAREK DARWISH MADGY BAYOUMI SERIAL NO.: 10/628,737

TITLE: SINGLE-TRANSISTER-CLOCKED FLIP-FLOP

DOCKET NO.: 17220-6

FILING DATE: July 28, 2003

MAIL STOP PATENT APPLICATION
COMMISSIONER FOR PATENTS
P. O. BOX 1450
ALEXANDRIA, VA 22313-1450

CERTIFICATE OF MAILING

I hereby certify that the following attached paper or fee:

- Information Disclosure Statement;
- PTO/SB/08A;
- PTO/SB/08B with 8 non-patent literature documents;
- Postage paid and self-addressed return postcard

is being deposited with the United States Postal Service under 37 CFR 1.8 on the date shown below with sufficient first class mail postage and is addressed to Mail Stop Patent Application, Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

Date

JAN 05 2004


RUSSEL O. PRIMEAUX
Registration No. 37.312



IN THE UNITED STATES OF AMERICA
PATENT AND TRADEMARK OFFICE

APPLICANT(S): PEIYI ZHAO
TAREK DARWISH
MADGY BAYOUMI

TITLE: SINGLE-TRANSISTER-CLOCKED FLIP-FLOP

DOCKET NO.: 17220-6

MAIL STOP PATENT APPLICATION
COMMISSIONER FOR PATENTS
P. O. BOX 1450
ALEXANDRIA, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

The following information is submitted pursuant to 37 CFR § 1.97 et seq.

Applicant, through his attorney, submits Form PTO/SB/08A, which is attached. The patents, publications or other information listed on the attached form are those of which he is aware, which he believes may be material to the examination of this application and in respect of which there may be a duty to disclose in accordance with 37 CFR § 1.56.

The filing of this information disclosure statement shall not be construed as a representation that a search has been made (37 § C.F.R. 1.97(g)), an admission that the information cited is, or is considered to be, material to patentability, or that no other material information exists.

The filing of this information disclosure statement shall not be construed as an admission against interest in any manner.

This information is based upon information supplied by the inventor and
information in the attorney's file.



Russel O. Primeaux
Registration No. 37,213
Kean, Miller, Hawthorne, D'Armond,
McCowan & Jarman, L.L.P.
P.O. Box 3513
Baton Rouge, LA 70821
Tel.: (225) 387-0999
Fax No.: (225) 388-9133

JAN 05 2004

Dated: _____



Please type a plus sign (+) inside this box → +

PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
A collection of information unless it contains a valid OMB control number.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

She

1

Compl te if Known

Application Number	10/628,737
Filing Date	July 28, 2003
First Named Inventor	PEIYI ZHAO
Group Art Unit	Not Assigned
Examiner Name	Not Assigned
Attorney Docket Number	17220-6

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

Examiner Signature		Date Considered
-----------------------	--	--------------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.


Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U. S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box →

PTO/SB/08B (08-00)

Approved for use through 10/31/2002. OMB 0651-0031
U. S. Patent and Trademark Office; U. S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.



Substitute for form 1449B/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet

1

of

1

Cmpl t if Kn wn

Application Number	10/628,737
Filing Date	July 28, 2003
First Named Inventor	PEIYI ZHAO
Group Art Unit	Not Assigned
Examiner Name	Not Assigned

Attorney Docket Number

17220-6

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS		
Examiner Initials ¹	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
	1	SEONGMOO HEO, RONNY KRASHINSKY, AND KRSTE ASANOVIE, Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy, 19th Conference on Advanced Research in VLSI, Salt Lake City, UT, March 2001
	2	HIROSHI KAWAGUCHI and TAKAYASU SAKURAI, A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction, IEEE Journal of Solid-State Circuits, Vol. 33, No. 5, May 1998.
	3	SEONGMOO HEO and KRSTE ASANOVIE, Load-Sensitive Flip-Flop Characterization, IEEE Journal of Solid-State Circuits, 2001
	4	BAI-SUN KONG, SAM-SOO KIM, and YOUNG-HYUN JUN, Conditional-Capture Flip-Flop for Statistical Power Reduction, IEEE Journal of Solid-State Circuits, Vol. 36, No. 8, August 2001.
	5	JIREN YUAN and CHRISTER SVENSSON, High-Speed CMOS Circuit Technique, IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, February 1989.
	6	RABAHEY, J.M.: Digital Integrated Circuits, Chapter 7, "Designing Sequential Logic Circuits", University of California, Berkeley, 2000,
	7	VLADIMIR STOJANOVIC and VOJIN G. OKLOBDZIJA, Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems, IEEE Journal of Solid-State Circuits, Vol.34, No. 4, April 1999.
	8	J. TSCHANZ, et al., Comparative Delay and Energy of Sgl. Edge-Triggered & Dual Edge-Triggered Pulsed Flip-Flops for Hi-Performance Microprocessors Intn'l Symp. on Low Power Elect and Design, Pp(s): 147-152, 2001.

Examiner Signature	Date Considered
--------------------	-----------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U. S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.